aclr to FIFO

V

vizziee

Hi all,

I am using Altera IP core for a dual-clock FIFO. I want to assert the
'async clear' port of the FIFO every time it gets full. The simplest
design I thought can be using the 'full' or 'almost full' as a control
to select aclr. However, this creates a feedback loop from output to
the input, which is probably a bad design. Is there a better way to do
that?
 
B

Ben Jones

I want to assert the 'async clear' port of the FIFO every time it gets
full.

Nooooooooooooooooooooooooooooooooooooooooooooooooooooo!
 
V

vizziee

Ben said:
full.

Nooooooooooooooooooooooooooooooooooooooooooooooooooooo!

Well, sooooooooooooooooooooo...I got workaround the problem. I noted
that when the FIFO gets full it disables the rdreq signal. So I don't
read any new data thereafter. That solves my problem.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads


Members online

Forum statistics

Threads
474,169
Messages
2,570,915
Members
47,456
Latest member
JavierWalp

Latest Threads

Top