dynamic power analysis for VHDL model

G

gigi00000

Joined
Nov 20, 2011
Messages
1
Reaction score
0
Hi,
I want to use my VHDL design to do power calculation in FPGA.Can anybody tell me how to do that by forcing different input signals?
thanking you all.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

pipeline and low power relationship 1
New to VHDL... Trying to convert a 2-bytes number into an decimal 0
How do measure Power,Delay and area in vhdl 0
Static code analysis tool 0
VHDL Model for a MIPS Processor 1
automating bringing of signals in hierarchical VHDL model to toplevel entity 10
Dynamic programming 3
vhdl model of microprocessor 1

Members online

No members online now.
Total: 75 (members: 0, guests: 75)
Robots: 451

Forum statistics

Threads
473,995
Messages
2,570,230
Members
46,819
Latest member
masterdaster

Latest Threads

Top