Job Posting: EDA Compilers, Santa Clara, CA, USA

H

hr

Software Engineer - EDA Compilers

We are looking for a innovative problem solver with experience in
developing Analyzers, and Elaborators for Verilog and VHDL. You will
apply these techniques to a parallel hardware description language
(Verilog/VHDL) Compiler that targets a special purpose VLIW
architecture for simulation.

Requirements:

o MS CS or equivalent with 3-6+ years experience

o Experience in multi-person, large software project teams

o Software Development experience in a Unix/C++ Environment

o Experience in developing Mixed Language Elaborators

Preferred Experience:

o Knowledge of HDL Semantics and Simulation Algorithms

o Experience with AST/IR Transforms

Job Location: Santa Clara, California, USA

Submit your resumes in plain text to: (e-mail address removed)

http://www.tharas.com

Tharas Systems Inc.,
2518 Mission College Blvd, Suite 101, Santa Clara, CA 95054
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,967
Messages
2,570,148
Members
46,694
Latest member
LetaCadwal

Latest Threads

Top