Forums
New posts
Search forums
Members
Current visitors
Log in
Register
What's new
Search
Search
Search titles only
By:
New posts
Search forums
Menu
Log in
Register
Install the app
Install
Forums
Archive
Archive
VHDL
Mixed clocked/combinatorial coding styles (another thread)
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
Reply to thread
Message
[QUOTE="KJ, post: 3618769"] On the low end $$ side, Quartus will report the clock domain crossings in their standard timing analysis. There is an option called 'Cut paths between unrelated clock domains' which defaults to 'On'. Change that to 'Off' and it will include in the report timing that crosses clock domains. KJ [/QUOTE]
Verification
Post reply
Forums
Archive
Archive
VHDL
Mixed clocked/combinatorial coding styles (another thread)
Top
