Modelsim Post-synthesis

D

DualCore

Joined
Sep 27, 2006
Messages
4
Reaction score
0
hi ,

i am trying to simulate a post-synthesis vhdl file generated by Xilinx Webpak , does anybody know how to include and use this file in modelsim independently ???:)
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

[cross-post] vlib, vmap, vcom, how it all works... 0
how to start post synthesis simulation 1
Modelsim Problem 1
simulink modelsim cosimulation 0
Why does Modelsim not display some signals? 2
Discrepancy between functional simulation and post-synthesissimulation when inferring a block-RAM 7
modelsim error, help me 4
Testing an AHB slave after synthesis 0

Members online

Total: 1,932 (members: 5, guests: 1,927)
Robots: 516

Forum statistics

Threads
474,171
Messages
2,570,935
Members
47,472
Latest member
KarissaBor

Latest Threads

Top