Post Route Simulation

S

sridar

Joined
Jun 5, 2007
Messages
51
Reaction score
0
Hello Everybody,
How can i perform the post-route simulation of the VHDL code using sonata tool from Symphony EDA.
I am using xilinx Spartan-3E device.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

breakpoint in post route simulation... 0
how to start post synthesis simulation 1
Express router not routing to correct route due to problem with passport 0
React native post-request is not working 1
vmk and simulation 3
simulation limit 3
Discrepancy between functional simulation and post-synthesissimulation when inferring a block-RAM 7
ModelSim PE (student ed.) vs. Xilinx ISE Simulator 0

Members online

Total: 61 (members: 1, guests: 60)
Robots: 257

Forum statistics

Threads
473,995
Messages
2,570,228
Members
46,817
Latest member
AdalbertoT

Latest Threads

Top