test bench

[whereismelvin]

I wrote a testbench in which i declared a variable ic as bit_vector (3
to 0). now when i tried putting
ic:=ic + 1 inside a loop it shows operator argument type mismatch.
I treid declaring it as signed and unsigned.

 

[Tricky]

I wrote a testbench in which i declared a variable ic as bit_vector (3
to 0). now when i tried putting
ic:=ic + 1 inside a loop it shows  operator argument type mismatch.
I treid declaring it as signed and unsigned.

Im guessing you are using the following:

use ieee.std_logic_arith.all;
use iee.std_logic_unsigned.all;
use iee.std_logic_signed.all;

replace all of these with ieee.numeric_std.all;

then, done declare ic as a bit_vector, declare it as unsigned/signed
and it should work.

so:

process
variable ic : unsigned(3 downto 0) := "0000"; --or put the
initial state in the reset path
begin
....
ic := ic + 1;
....
end process;

this will work fine.