Tool for connecting modules,download free,quick demo

S

Song

Topweaver v2.0
A GUI-based tool for connecting HDL modules, also called structural
integration. You can use it in ASIC, FPGA or CPLD designs.

FEATURES
Extract ports from cell modules automatically
Full mixed Verilog, Verilog 2001 and VHDL supported
Automatically language recognition
Connect ports in graph interface
Great visual aid while connecting
Smart Link technology enable you to connect ports automatically
Bus combination and inout construction
Generate Verilog/VHDL connection module automatically
Output detailed module summary in HTML format
Output formatted file list
DelayGen
...

Homepage: http://www.topweaver.com
Download: http://www.topweaver.com/download.htm
Quick Demo: http://www.topweaver.com/demo.htm

Topweaver.com
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,994
Messages
2,570,223
Members
46,812
Latest member
GracielaWa

Latest Threads

Top