VHDL File Declarations

[cory_in_texas]

I would like to declare a number of files using a looping construct. Is there any method allowing the declaration of VARIABLEs or FILEs with a FOR LOOP (or similar) within a PROCESS DECLARATION?

-Cory