Xilinx FIFO CoreGen: Datacount goes to zero upon full flag

V

vu_5421

Hello all,

In the latest FIFO Generator v3.2 (ISE 8.2i), why does the datacount go
to zero after full flag is set? I would expect it to stay at the
maximum depth of the FIFO even after repeated writes occur after full
flag is set.

Because the "datacount" goes to zero after full flag is set, you can't
differentiate the conditions between when the FIFO is full or fifo is
empty by just looking at the datacount itself. Xilinx helpsite tells
you to concat the full flag with the datacount as a workaround...

Does previous versions of the CoreGen do this as well? Or does this a
new issue with v3.2?
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
474,172
Messages
2,570,933
Members
47,472
Latest member
blackwatermelon

Latest Threads

Top